Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications
(a) Band diagram of TFET showing tunneling junction, (b) and characteristics of a vertical SiNW TFET with diameter 70 nm, gate length 200 nm and gate oxide thickness 4.5 nm. (Reprinted with permission from .  IEEE.)
Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.