Journal of Nanotechnology / 2012 / Article / Fig 7

Review Article

Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications

Figure 7

Vertical Silicon nanowire TFET process flow schematic. (a) Vertical pillar etch and As implantation to form the drain region, (b) isolation oxide deposition and gate stack formation, (c) the top amorphous-Si etched to expose source side of TFET, (d) source implanted with BF2, (e) dopant segregated Ni silicidation, (f) contact opening and Al metallization. (Reprinted with permission from [29] [2011] IEEE.)
492121.fig.007a
(a)
492121.fig.007b
(b)
492121.fig.007c
(c)
492121.fig.007d
(d)
492121.fig.007e
(e)
492121.fig.007f
(f)

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.