Table of Contents Author Guidelines Submit a Manuscript
Journal of Sensors
Volume 2016, Article ID 2654059, 9 pages
http://dx.doi.org/10.1155/2016/2654059
Research Article

Zynq-Based Reconfigurable System for Real-Time Edge Detection of Noisy Video Sequences

Department of Electronics and Computer Engineering, Hongik University, Seoul 04066, Republic of Korea

Received 25 December 2015; Accepted 10 July 2016

Academic Editor: Valerio Bellandi

Copyright © 2016 Iljung Yoon et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. Majumdar, S. Cadambi, and S. T. Chakradhar, “An energy-efficient heterogeneous system for embedded learning and classification,” IEEE Embedded Systems Letters, vol. 3, no. 1, pp. 42–45, 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. UG1165 (v2015.3), Zynq-7000 All Programmable SoC: Embedded Design Tutorial, Xilinx, November 2015.
  3. D. Crookes, K. Benkrid, A. Bouridane, K. Aiotaibi, and A. Benkrid, “Design and implementation of a high level programming environment for FPGA-based image processing,” IEE Proceedings: Vision, Image and Signal Processing, vol. 147, no. 4, pp. 377–384, 2000. View at Publisher · View at Google Scholar · View at Scopus
  4. P. Greisen, M. Runo, P. Guillet et al., “Evaluation and FPGA implementation of sparse linear solvers for video processing applications,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 23, no. 8, pp. 1402–1407, 2013. View at Publisher · View at Google Scholar · View at Scopus
  5. A. M. Mahmood, H. H. Maraş, and E. Elbaşi, “Measurement of edge detection algorithms in clean and noisy environment,” in Proceedings of the 8th IEEE International Conference on Application of Information and Communication Technologies (AICT '14), pp. 1–6, Astana, Kazakhstan, October 2014. View at Publisher · View at Google Scholar · View at Scopus
  6. Xilinx, Zynq-7000 All Programmable SoC Overview, DS190(v1.8), Xilinx, 2015.
  7. UG585(v1.10), Zynq-7000 All Programmable SoC Technical Reference Manual, Xilinx, February 2015.
  8. J. Silva, V. Sklyarov, and I. Skliarova, “Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip,” IEEE Embedded Systems Letters, vol. 7, no. 1, pp. 31–34, 2015. View at Publisher · View at Google Scholar · View at Scopus
  9. Xilinx, Vivado Design Suite User Guide Partial Reconfiguration, UG909(v2014.4), Xilinx, 2014.
  10. E. Stott, P. Sedcole, and P. Y. K. Cheung, “Fault tolerant methods for reliability in FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 415–420, Heidelberg, Germany, September 2008.
  11. C. Insaurralde, “Reconfigurable computer architectures for dynamically adaptable avionics systems,” IEEE Aerospace and Electronic Systems Magazine, vol. 30, no. 9, pp. 46–53, 2015. View at Publisher · View at Google Scholar · View at Scopus
  12. M. G. Parris, C. A. Sharma, and R. F. Demara, “Progress in autonomous fault recovery of Field Programmable Gate Arrays,” ACM Computing Surveys, vol. 43, no. 4, article 31, 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, “Run—time partial reconfiguration speed investigation and architectural design space exploration,” in Proceedings of the International Conference on Field Programmable Logic and Application, pp. 498–502, Prague, Czech Republic, September 2009.
  14. R. Bonamy, H.-M. Pham, S. Pillement, and D. Chillet, “UPaRC—Ultra-fast power-aware reconfiguration controller,” in Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE '12), pp. 1373–1378, IEEE, Dresden, Germany, March 2012. View at Publisher · View at Google Scholar
  15. M. Hübner, D. Göhringer, J. Noguera, and J. Becker, “Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs,” in Proceedings of the IEEE International Symposium on Parallel & Distributed Processing, pp. 1–8, April 2010.
  16. K. Vipin and S. A. Fahmy, “Zycap: efficient partial reconfiguration management on the xilinx zynq,” IEEE Embedded Systems Letters, vol. 6, no. 3, pp. 41–44, 2014. View at Publisher · View at Google Scholar · View at Scopus
  17. XAPP1159(v1.0) and C. Kohn, Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices, Xilinx, January 2013.
  18. S. Jin, W. Kim, and J. Jeong, “Fine directional de-interlacing algorithm using modified Sobel operation,” IEEE Transactions on Consumer Electronics, vol. 54, no. 2, pp. 857–862, 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. P.-Y. Chen, C.-Y. Lien, and Y.-M. Lin, “A real-time image denoising chip,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '08), pp. 3390–3393, Seattle, Wash, USA, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  20. C. Chen, J. Ni, and J. Huang, “Blind detection of median filtering in digital images: a difference domain based approach,” IEEE Transactions on Image Processing, vol. 22, no. 12, pp. 4699–4710, 2013. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  21. W. K. Pratt, Digital Image Processing, PIKS Inside, 3rd edition, 2000.
  22. UG1037 (v3.0), Vivado Design Suite : AXI Reference Guide, Xilinx, June 2015.
  23. C. Kohn, Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 ApSoC Processor, XAPP1231 (v1.1), Xilinx, 2015.
  24. UG821 (v12.0), Zynq-7000 All Programmable SoC Software Developers Guide, Xilinx, San Jose, Calif, USA, 2015.
  25. F. M. Vallina, C. Kohn, and P. Joshi, Zynq All Programmable SoCSobel Filter Implementation Using the Vivado HLS Tool, XAPP890 (v1.0), Xilinx, 2012.
  26. Xilinx, Vivado Design Suite User Guide: High-Level Synthesis, UG902 (v2015.4), Xilinx, 2015.
  27. S. U. Bhandari, S. Subbaraman, S. S. Pujari, and R. Mahajan, “Real time video processing on FPGA using on the fly partial reconfiguration,” in Proceedings of the International Conference on Signal Processing Systems (ICSPS '09), pp. 244–247, Singapore, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  28. S. U. Bhandari, S. Subbaraman, S. Pujari, and R. Mahajan, “Internal dynamic partial reconfiguration for real time signal processing on FPGA,” Indian Journal of Science and Technology, vol. 3, no. 4, pp. 365–368, 2010. View at Publisher · View at Google Scholar · View at Scopus
  29. A. A. Prince and S. Mishra, “Multi-mode electronic stethoscope implementation and evaluation using Dynamic Reconfigurable Design,” in Proceedings of the 5th IEEE International Advance Computing Conference (IACC '15), pp. 228–232, Banglore, India, June 2015. View at Publisher · View at Google Scholar · View at Scopus
  30. M. Al Kadi, P. Rudolph, D. Göhringer, and M. Hübner, “Dynamic and partial reconfiguration of Zynq 7000 under Linux,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '13), pp. 1–5, IEEE, Cancun, Mexico, December 2013. View at Publisher · View at Google Scholar · View at Scopus
  31. I. E. Abdou and W. K. Pratt, “Quantitative design and evaluation of enhancement/thresholding edge detectors,” Proceedings of the IEEE, vol. 67, no. 5, pp. 753–763, 1979. View at Publisher · View at Google Scholar · View at Scopus
  32. J.-A. Jiang, C.-L. Chuang, Y.-L. Lu, and C.-S. Fahn, “Mathematical-morphology-based edge detectors for detection of thin edges in low-contrast regions,” IET Image Processing, vol. 1, no. 3, pp. 269–277, 2007. View at Publisher · View at Google Scholar · View at Scopus
  33. Xilinx, Vivado Design Suite User Guide: Power Analysis and Optimization, UG907(v2015.4), Xilinx, 2015.