A Tile-Based EGPU with a Fused Universal Processing Engine and Graphics Coprocessor Cluster

Figure 4

Processing flow with the tile architecture.