A Tile-Based EGPU with a Fused Universal Processing Engine and Graphics Coprocessor Cluster

Figure 7

Architecture of the MH. Left: arbitration in the MH; right: architecture of the MMU.