A Compact FPGA-Based Accelerator for Curve-Based Cryptography in Wireless Sensor Networks

Figure 5

Hardware-software codesign for an FPGA-based sensor node enabled with scalar multiplier engine for curve-based cryptography.