Research Article

A New High-Speed Foreign Fiber Detection System with Machine Vision

Figure 3

Architecture of image acquisition and processing controller (CCD: charged couple device, CPLD: complex programmable logic device, PCI: peripheral component interconnect, SRAM: static random access memory, FPGA: field-programmable gate array, DSP: digital signal processor, and I/O: input and output).
398364.fig.003