An 8-Bit ROM-Free AES Design for Low-Cost Applications

Figure 1

Proposed combined SR/ISR architecture.