Table of Contents Author Guidelines Submit a Manuscript
Mathematical Problems in Engineering
Volume 2014, Article ID 593684, 12 pages
http://dx.doi.org/10.1155/2014/593684
Research Article

Analog Circuit Design Optimization Based on Evolutionary Algorithms

1Electrical Engineering Department, Islamic Azad University, South Tehran Branch, Tehran 11365/4435, Iran
2Department of Engineering, Faculty of Engineering and Science, University of Agder, 4898 Grimstad, Norway

Received 3 January 2014; Accepted 28 February 2014; Published 7 April 2014

Academic Editor: Yang Tang

Copyright © 2014 Mansour Barari et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. G. R. Degrauwe, O. Nys, E. Dijkstra et al., “IDAC: an interactive design tool for analog CMOS circuits,” IEEE Journal of Solid-State Circuits, vol. 22, no. 6, pp. 1106–1116, 1987. View at Google Scholar · View at Scopus
  2. C. A. Makris and C. Toumazou, “Analog IC design automation. Part II. Automated circuit correction by qualitative reasoning,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 2, pp. 239–254, 1995. View at Publisher · View at Google Scholar · View at Scopus
  3. B. Liu, Y. Wang, Z. Yu et al., “Analog circuit optimization system based on hybrid evolutionary algorithms,” Integration, The VLSI Journal, vol. 42, pp. 137–148, 2009. View at Google Scholar
  4. G. Stehr, M. Pronath, F. Schenkel, H. Graeb, and K. Antreich, “Initial sizing of analog integrated circuits by centering within topology-given implicit specifications,” in Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD '03), pp. 241–246, November 2003. View at Scopus
  5. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, “Optimal design of a CMOS op-amp via geometric programming,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 1–21, 2001. View at Publisher · View at Google Scholar · View at Scopus
  6. D. Nam, Y. D. Seo, L. J. Park, C. H. Park, and B. Kim, “Parameter optimization of an on-chip voltage reference circuit using evolutionary programming,” IEEE Transactions on Evolutionary Computation, vol. 5, no. 4, pp. 414–421, 2001. View at Publisher · View at Google Scholar · View at Scopus
  7. S. Balkir, G. Dündar, and G. Alpaydm, “Evolution based synthesis of analog integrated circuits and systems,” in Proceedings of the NASA/DOD Conference on Evolvable Hardware, pp. 26–29, June 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. W. Kruiskamp and D. Leenaerts, “DARWIN: CMOS opamp synthesis by means of a genetic algorithm,” in Proceedings of the 32nd Design Automation Conference, pp. 433–438, June 1995. View at Scopus
  9. G. Rudolph, “Convergence analysis of canonical genetic algorithms,” IEEE Transactions on Neural Networks, vol. 5, no. 1, pp. 96–101, 1994. View at Publisher · View at Google Scholar · View at Scopus
  10. I. Saracut, M. Neag, R. Onet, and I. Kovacs, “Design optimizationof analog active circuits using the genetic algorithm,” Actatechnicanapocensis Electronics and Telecommunications, vol. 53, no. 4, 2012. View at Google Scholar
  11. Y. A. N. Xuesong, H. U. Chengyu, Y. A. O. Hong, F. A. N. Yuanyuan, Qingzhong LIANG, and L. I. U. Chao, Electronic Circuit Optimization Design Algorithm Based on Particle Swarm Optimization, PRZEGLAD ELEKTROTECHNICZNY, 2013.
  12. M. Fakhfakh, Y. Cooren, A. Sallem, M. Loulou, and P. Siarry, “Analog circuit design optimization through the particle swarm optimization technique,” Analog Integrated Circuits and Signal Processing, vol. 63, no. 1, pp. 71–82, 2010. View at Publisher · View at Google Scholar · View at Scopus
  13. P. Prem Kumar, K. Duraiswamy, and A. Jose Anand, “An optimized device sizing of analog circuits using genetic algorithm,” European Journal of Scientific Research, vol. 69, no. 3, pp. 441–448, 2012. View at Google Scholar · View at Scopus
  14. E. Tlelo-Cuautle, I. Guerra-Gómez, M. A. Duarte-Villaseñor et al., “Applications of evolutionary algorithms in the design automation of analog integrated circuits,” Journal of Applied Sciences, vol. 10, no. 17, pp. 1859–1872, 2010. View at Google Scholar · View at Scopus
  15. O. Garitselov, S. P. Mohanty, and E. Kougianos, “Fast-accurate non-polynomial metamodeling for nano-CMOS PLL design optimization,” in Proceedings of the 25th International Conference on VLSI Design (VLSID '12), pp. 316–321, January 2012. View at Publisher · View at Google Scholar · View at Scopus
  16. O. Okobiah, S. P. Mohanty, E. Kougianos, and O. Garitselov, “Kriging-assisted ultra-fast simulated-annealing optimization of a clamped bitline sense amplifier,” in Proceedings of the 25th International Conference on VLSI Design (VLSID '12), pp. 310–315, January 2012. View at Publisher · View at Google Scholar · View at Scopus
  17. H. R. Karimi and H. Gao, “New delay-dependent exponential H∞ synchronization for uncertain neural networks with mixed time delays,” IEEE Transactions on Systems, Man, and Cybernetics B: Cybernetics, vol. 40, no. 1, pp. 173–185, 2010. View at Publisher · View at Google Scholar · View at Scopus
  18. H. R. Karimi, “Robust delay-dependent H control of uncertain time-delay systems with mixed neutral, discrete, and distributed time-delays and Markovian switching parameters,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 58, no. 8, pp. 1910–1923, 2011. View at Publisher · View at Google Scholar · View at MathSciNet
  19. S. Huang, Z. Xiang, and H. R. Karimi, “Robust l2-gain control for 2D nonlinear stochastic systems with time-varying delays and actuator saturation,” Journal of the Franklin Institute. Engineering and Applied Mathematics, vol. 350, no. 7, pp. 1865–1885, 2013. View at Publisher · View at Google Scholar · View at MathSciNet
  20. Z. Li, H. Gao, and H. R. Karimi, “Stability analysis and H controller synthesis of discrete-time switched systems with time delay,” Systems & Control Letters, vol. 66, pp. 85–93, 2014. View at Google Scholar