High Real-Time Design of Digital Pulse Compression Based on FPGA

Figure 2

Pipeline structure for 4 sets of 1024-point FFT.