High Real-Time Design of Digital Pulse Compression Based on FPGA

Figure 5

Timing for four memories in pipeline accessing.