High Real-Time Design of Digital Pulse Compression Based on FPGA

Figure 6

Structure of the last stage.