High Real-Time Design of Digital Pulse Compression Based on FPGA

Figure 7

Timing of DPC.