Sparse Cholesky Factorization on FPGA Using Parameterized Model

Figure 1

The implementation of vector architecture.