Sparse Cholesky Factorization on FPGA Using Parameterized Model

Figure 4

The parallel and pipelining execution.

(a) The flow under the data dependency

(b) The execution of div with lanes in PE