Random Error Reduction Scheme for Combinational Stochastic Circuit

Figure 2

Hardware structure of the input stream generators: (a) MCAS generator; (b) BS generator.

(a)

(b)