Research Article

Random Error Reduction Scheme for Combinational Stochastic Circuit

Figure 6

Simulation results for XOR gate.