Neurospace Mapping Modeling for Packaged Transistors

Figure 4

I-V comparison between measured data, coarse model, and proposed model for the LDMOS example.