Neurospace Mapping Modeling for Packaged Transistors

Figure 5

Comparison of -parameters between measured data, coarse model, and proposed model for the LDMOS transistor at the typical work bias point (): (a) magnitude of , (b) phase of , (c) magnitude of , (d) phase of , (e) magnitude of , (f) phase of , (g) magnitude of , and (h) phase of .

(a)

(b)

(c)

(d)

(e)

(f)

(g)

(h)