Table of Contents Author Guidelines Submit a Manuscript
Mathematical Problems in Engineering
Volume 2018, Article ID 6398616, 10 pages
Research Article

Simulation-Based Hardware Verification with a Graph-Based Specification

College of Computer, National University of Defense Technology, Changsha 410072, China

Correspondence should be addressed to Yaohua Wang; moc.liamxof@hytdun

Received 18 September 2017; Revised 24 December 2017; Accepted 8 January 2018; Published 8 February 2018

Academic Editor: Xinkai Chen

Copyright © 2018 Zhao Lv et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. D. Foster, “Trends in functional verification,” in Proceedings of the the 52nd Annual Design Automation Conference, pp. 1–6, San Francisco, Calif, USA, June 2015. View at Publisher · View at Google Scholar
  2. S. Saponara, L. Fanucci, and M. Coppola, “Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects,” Microprocessors and Microsystems, vol. 35, no. 6, pp. 579–592, 2011. View at Publisher · View at Google Scholar · View at Scopus
  3. Y. Naveh, M. Rimon, I. Jaeger et al., “Constraint-based random stimuli generation for hardware verification,” AI Magazine, vol. 28, pp. 13–305, 2007. View at Google Scholar
  4. A. M. Gharehbaghi, B. H. Yaran, S. Hessabi, and M. Goudarzi, “An assertion-based verification methodology for system-level design,” Computers and Electrical Engineering, vol. 33, no. 4, pp. 269–284, 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Jones, J. OLeary, and C.-J. H. Seger, “Practical Formal Verification in microprocessor design,” IEEE Design & Test of Computers, vol. 18, no. 4, pp. 16–25, 2001. View at Google Scholar
  6. J. Bhadra, M. S. Abadir, L.-C. Wang, and S. Ray, “A survey of hybrid techniques for functional verification,” IEEE Design & Test of Computers, vol. 24, no. 2, pp. 112–122, 2007. View at Publisher · View at Google Scholar · View at Scopus
  7. O. S. C. Initiative, “Functional specification for SystemC 2.0,” Outubro, 2001. View at Google Scholar
  8. F. Ghenassia, Transaction-level modeling with SystemC, Springer, Dordrecht, The Netherlands, 2005.
  9. A. Habibi and S. Tahar, “Design and verification of SystemC transaction-level models,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 1, pp. 57–68, 2006. View at Publisher · View at Google Scholar · View at Scopus
  10. S. Suhaib, D. Mathaikutty, and S. Shukla, “System level design methodology for system on chips using multi-threaded graphs,” in Proceedings of the 2005 IEEE International SOC Conference, pp. 133–136, Herndon, VA, USA, September 2005. View at Scopus
  11. M. Oliveira and A. Hu, “High-level specification and automatic generation of IP interface monitors,” in Proceedings of 39th Design Automation Conference, pp. 129–134, New Orleans, LA, USA, June 2002. View at Publisher · View at Google Scholar
  12. L. Zhang, I. Ghosh, and M. Hsiao, “Efficient Sequential ATPG for Functional RTL Circuits,” in Proceedings of the Proceedings International Test Conference 2003, pp. 290–298, October 2003. View at Scopus
  13. G. Di Guglielmo, F. Fummi, G. Pravadelli, S. Soffia, and M. Roveri, “Semi-formal functional verification by EFSM traversing via NuSMV,” in Proceedings of the 2010 15th IEEE International High Level Design Validation and Test Workshop, HLDVT'10, pp. 58–65, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. G. D. Guglielmo, L. D. Guglielmo, F. Fummi, and G. Pravadelli, “Efficient generation of stimuli for functional verification by backjumping across extended FSMs,” Journal of Electronic Testing, vol. 27, no. 2, pp. 137–162, 2011. View at Publisher · View at Google Scholar · View at Scopus
  15. K.-T. Cheng and A. S. Krishnakumar, “Automatic generation of functionial vectors using the extended finite state machine model,” ACM Transactions on Design Automation of Electronic Systems, vol. 1, no. 1, pp. 57–79, 1996. View at Publisher · View at Google Scholar · View at Scopus
  16. I. Ghosh and M. Fujita, “Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 3, pp. 402–415, 2001. View at Publisher · View at Google Scholar · View at Scopus
  17. L. Lingappan, S. Ravi, and N. K. Jha, “Test generation for non-separable RTL controller-datapath circuits using a satisfiability based approach,” in Proceedings of the Proceedings: 21st International Conference on Computer Design ICCD 2003, pp. 187–193, October 2003. View at Scopus
  18. F. Ferrandi, F. Fummi, and D. Sciuto, “Implicit test generation for behavioral VHDL models,” in Proceedings of the 1998 IEEE International Test Conference, pp. 587–596, October 1998. View at Scopus
  19. M. Riebisch and M. Hubner, “Traceability-Driven Model Refinement for Test Case Generation,” in Proceedings of the 12th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems (ECBS'05), pp. 113–120, Greenbelt, MD, USA. View at Publisher · View at Google Scholar
  20. R. Drechsler, M. Soeken, and R. Wille, “Formal specification level: Towards verification-driven design based on natural language processing,” in Proceeding of the 2012 Forum on Specification and Design Languages (FDL), pp. 53–58, IEEE, 2012. View at Scopus
  21. J. Tretmans and E. Brinksma, Automated Model-Based Testing, 2003.
  22. C. M. Kirchsteiger, J. Grinschgl, C. Trummer et al., “Automatic test generation from semi-formal specifications for functional verification of system-on-chip designs,” in Proceedings of the 2008 2nd Annual IEEE Systems Conference, pp. 1–8, IEEE, 2008.