Synchronous Behavior for Memristive Synapse-Connected Chay Twin-Neuron Network and Hardware Implementation

Figure 4

Hierarchical structure of the Verilog HDL program for the memristive synapse-connected Chay twin-neuron model.