Synchronous Behavior for Memristive Synapse-Connected Chay Twin-Neuron Network and Hardware Implementation

Figure 5

RTL schematics of the discrete-time memristive synapse-connected Chay twin-neuron model executed on XC7Z020 FPGA.