Research Article
FPGA Realization and Lyapunov–Krasovskii Analysis for a Master-Slave Synchronization Scheme Involving Chaotic Systems and Time-Delay Neural Networks
Table 2
FPGA chip resource usage for the Xilinx Zynq-7000 XC7Z020 FPGA chip (the resources used for both implementations are shown in the table).
|