Research Article
A Novel Memristor Chaotic System with a Hidden Attractor and Multistability and Its Implementation in a Circuit
Figure 14
Hardware circuit implementation of memristive system (2): (a) main circuit; (b) memristor equivalent realization unit circuit.
| (a) |
| (b) |