FPGA Delay-Oriented Process Mapping Algorithm of Xiangxi Minority Based on LUT

Figure 3

Process mapping circuit structure for reducing delay.