Table of Contents Author Guidelines Submit a Manuscript
Modelling and Simulation in Engineering
Volume 2014, Article ID 571374, 8 pages
http://dx.doi.org/10.1155/2014/571374
Research Article

Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

1Computer Engineering Department, Shahed University, Tehran, Iran
2Department of Industrial Engineering, Amirkabir University of Technology, Tehran, Iran

Received 7 July 2013; Revised 18 November 2013; Accepted 19 November 2013; Published 4 February 2014

Academic Editor: Azah Mohamed

Copyright © 2014 Naser Mohammadzadeh et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. P. Feynman, “Quantum mechanical computers,” Foundations of Physics, vol. 16, no. 6, pp. 507–531, 1986. View at Publisher · View at Google Scholar · View at Scopus
  2. A. Barenco, C. H. Bennett, R. Cleve et al., “Elementary gates for quantum computation,” Physical Review A, vol. 52, no. 5, pp. 3457–3467, 1995. View at Publisher · View at Google Scholar · View at Scopus
  3. H. Häffner, C. F. Roos, and R. Blatt, “Quantum computing with trapped ions,” Physics Reports, vol. 469, no. 4, pp. 155–203, 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. D. Kielpinski, C. Monroe, and D. J. Wineland, “Architecture for a large-scale ion-trap quantum computer,” Nature, vol. 417, no. 6890, pp. 709–711, 2002. View at Publisher · View at Google Scholar · View at Scopus
  5. T. S. Metodi and F. T. Chong, Quantum Computing for Computer Architects, vol. 1 of Synthesis Lectures in Computer Architecture, 2006.
  6. M. Whitney, Practical fault tolerance for quantum circuits [Ph.D. thesis], University of California, Berkeley, Calif, USA, 2009.
  7. S. B. Bravyi and A. Y. Kitaev, “Quantum codes on a lattice with boundary,” Quantum Computers and Computing, vol. 2, pp. 43–48, 2001. View at Google Scholar
  8. N. Mohammadzadeh, M. S. Zamani, and M. Sedighi, “Gate location changing: an optimization technique for quantum circuits,” World Scientific International Journal of Quantum Information, vol. 10, no. 3, Article ID 1250037, 20 pages, 2012. View at Google Scholar
  9. M. Whitney, N. Isailovic, Y. Patel, and J. Kubiatowicz, “Automated generation of layout and control for quantum circuits,” in Proceedings of the 4th Conference on Computing Frontiers, pp. 83–94, May 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. D. Maslov, C. Young, D. M. Miller, and G. W. Dueck, “Quantum circuit simplification using templates,” in Proceedings of the Design, Automation and Test in Europe (DATE '05), pp. 1208–1213, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Maslov, G. W. Dueck, and D. M. Miller, “Simplification of toffoli networks via templates,” in Proceedings of the 16th Symposium on Integrated Circuits and System Design, pp. 53–58, 2003.
  12. V. V. Shende, A. K. Prasad, K. N. Pate, I. L. Markov, and J. P. Hayes, “Scalable simplification of reversible circuits,” in Proceedings of the 12th International Workshop on Logic and Synthesis (IWLS '03), 2003.
  13. M. Sedlák and M. Plesch, “Towards optimization of quantum circuits,” Central European Journal of Physics, vol. 6, no. 1, pp. 128–134, 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. A. Aho and K. Svore, “The design and optimization of quantum circuits using the palindrome transform,” in Proceedings of the ERATO Conference on Quantum Information Sciences (EQIS '03), pp. 4–6, 2003.
  15. T. S. Metodi, D. S. Thaker, A. Cross, and F. T. Chong, “Scheduling physical operations in a quantum information processor,” in Defense and Security Symposium, vol. 6244 of Proceedings of SPIE, International Society for Optics and Photonics, 2006, 62440T.
  16. M. J. Dousti and M. Pedram, “Minimizing the latency of quantum circuits during mapping to the ion trap circuit fabric,” in Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE '12), pp. 840–843, 2012.
  17. S. Balensiefer, L. Kreger-Stickles, and M. Oskin, “QUALE: quantum architecture layout evaluator,” in Quantum Information and Computation III, vol. 5815 of Proceedings of SPIE, pp. 103–114, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  18. S. Balensiefer, L. Kregor-Stickles, and M. Oskin, “An evaluation framework and instruction set architecture for ion-trap based quantum micro-architectures,” in Proceedings of the IEEE 32nd Interntional Symposium on Computer Architecture (ISCA '05), pp. 186–196, June 2005. View at Scopus
  19. D. Maslov, S. M. Falconer, and M. Mosca, “Quantum circuit placement: optimizing qubit-to-qubit interactions through mapping quantum circuits into a physical experiment,” in Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC '07), pp. 962–965, San Diego, Calif, USA, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  20. N. Mohammadzadeh, M. Sedighi, and M. S. Zamani, “Quantum physical synthesis: improving physical design by netlist modifications,” Microelectronics Journal, vol. 41, no. 4, pp. 219–230, 2010. View at Publisher · View at Google Scholar · View at Scopus
  21. N. Mohammadzadeh, M. S. Zamani, and M. Sedighi, “Auxiliary qubit selection: a physical synthesis technique for quantum circuits,” Quantum Information Processing, vol. 10, no. 2, pp. 139–154, 2011. View at Publisher · View at Google Scholar · View at Scopus
  22. N. Mohammadzadeh, M. S. Zamani, and M. Sedighi, “Improving latency of quantum circuits by gate exchanging,” in Proceedings of the IEEE 12th Euromicro Conference on Digital System Design (DSD '09), pp. 67–73, Patras, Greece, August 2009. View at Publisher · View at Google Scholar · View at Scopus
  23. M. Yazdani, M. S. Zamani, and M. Sedighi, “A quantum physical design flow using ilp and graph drawing,” Quantum Information Processing, vol. 12, no. 10, pp. 3239–3264, 2013. View at Google Scholar
  24. “GDToolkit,” 2013, http://www.dia.uniroma3.it/~gdt/gdt4/index.php.
  25. N. Isailovic, An investigation into the realities of a quantum datapath [Ph.D. thesis], University of California, 2010.
  26. C. E. Pearson, D. R. Leibrandt, W. S. Bakr, W. J. Mallard, K. R. Brown, and I. L. Chuang, “Experimental investigation of planar ion traps,” Physical Review A, vol. 73, no. 3, Article ID 032307, 12 pages, 2006. View at Publisher · View at Google Scholar · View at Scopus
  27. A. Cross, Synthesis and evaluation of fault-tolerant quantum computer architectures [Ph.D. thesis], Massachusetts Institute of Technology, 2005.
  28. M. Grassl, “Circuits for quantum error-correcting codes,” 2013, http://iaks-www.ira.uka.de/home/grassl/QECC/index.html.
  29. D. Maslov, G. Dueck, and N. Scott, “Reversible logic synthesis benchmarks page,” 2013, http://www.cs.uvic.ca/~dmaslov/.
  30. “GAMS,” 2013, http://www.gams.com/.