Research Article

Analytical Modelling and Verification of Bus-Clamping Modulation Technique for Switched-Capacitor Converter

Table 1

Switching states for five-level output.

LevelSaSbSSSS

2101001
1011001
0100101
āˆ’1010110
āˆ’2100110