Research Article

An Efficient High-Throughput and Low-Latency SYN Flood Defender for High-Speed Networks

Figure 2

Hardware architecture of SYN flood defender in a five-stage pipeline.