An Efficient High-Throughput and Low-Latency SYN Flood Defender for High-Speed Networks

Figure 8

System architecture is organized as follows: (i) host Controller, (ii) OpenFlow data plane, and (iii) FPGA-based forwarding device.