Research Article

A Lightweight AES Coprocessor Based on RISC-V Custom Instructions

Figure 10

Changing trend of the average cycle as the workload increases.