Research Article

Effective SIMD Vectorization for Intel Xeon Phi Coprocessors

Table 11

t1_v512 vector register contents illustrating final load with broadcast.

t1_v512A14A24A34A44
A14A24A34A44
A14A24A34A44
A14A24A34A44