Cache Locality-Centric Parallel String Matching on Many-Core Accelerator Chips

Figure 19

Speedup of avoiding bank conflicts using P-2 implementation.