Cache Locality-Centric Parallel String Matching on Many-Core Accelerator Chips

Figure 8

Comparison of our approach with previous approach: (a) previous approach using single large STT and input data partitioning; (b) our approach using multiple small STTs and no input data partitioning.

(a)

(b)