Scientific Programming / 2017 / Article / Fig 5

Research Article

Accelerating the HyperLogLog Cardinality Estimation Algorithm

Figure 5

Speedups achieved by all the parallel versions with respect to the sequential execution in the Intel Xeon E5-2660 CPU.

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.