Resource Efficient Hardware Architecture for Fast Computation of Running Max/Min Filters

Figure 3

Pipeline scheme used in the HGW architecture. The computations and data flow are organized around a three-stage pipeline, forward, backward, and merge.