Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2014, Article ID 131568, 9 pages
http://dx.doi.org/10.1155/2014/131568
Research Article

Hardware Implementation of 32-Bit High-Speed Direct Digital Frequency Synthesizer

1Department of Electronics, College of Engineering, Diyala University, Baqubah, Diyala 32001, Iraq
2Department of Electrical, Electronics & System Engineering, Faculty of Engineering, Universiti Kebangsaan Malaysia (UKM), 43600 Bangi, Malaysia
3Institute of Microengineering and Nanoelectronics (IMEN), Universiti Kebangsaan Malaysia (UKM), 43600 Bangi, Malaysia

Received 4 February 2014; Revised 13 March 2014; Accepted 29 April 2014; Published 2 June 2014

Academic Editor: Robert Adams

Copyright © 2014 Salah Hasan Ibrahim et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Tierney, C. M. Rader, and B. Gold, “A digital frequency synthesizer,” IEEE Transactions on Audio and Electroacoustics, vol. 19, pp. 48–57, 1971. View at Google Scholar
  2. X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, “An 11-bit 8.6 GHz direct digital synthesizer MMIC with 10-bit segmented sine-weighted DAC,” IEEE Journal of Solid-State Circuits, vol. 45, no. 2, pp. 300–313, 2010. View at Publisher · View at Google Scholar · View at Scopus
  3. B. S. Jensen, M. M. Khafaji, T. K. Johansen, V. Krozer, and J. C. Scheytt, “Twelve-bit 20-GHz reduced size pipeline accumulator in 0.25 μm SiGe:C technology for direct digital synthesiser applications,” IET Circuits, Devices and Systems, vol. 6, no. 1, pp. 19–27, 2012. View at Publisher · View at Google Scholar · View at Scopus
  4. S. H. Ibrahim, S. H. M. Ali, and M. S. Islam, “Design a 24-bits pipeline phase accumulator for direct digital frequency synthesizer,” in Proceedings of the International Symposium on Instrumentation and Measurement, Sensor Network and Automation (IMSNA '12), pp. 393–397, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  5. J. Chen, D. Wu, L. Zhou, J. Wu, Z. Jin, and X. Liu, “A 5.3-GHz 32-bit accumulator designed for direct digital frequency synthesizer,” Chinese Science Bulletin, vol. 57, no. 19, pp. 2480–2487, 2012. View at Publisher · View at Google Scholar · View at Scopus
  6. B.-D. Yang, L.-S. Kim, and H.-K. Yu, “A high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator,” in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 5, pp. 373–376, May 2002. View at Scopus
  7. M. Chappell and A. McEwan, “A low power high speed accumulator for DDFS applications,” in Proceedings of the IEEE International Symposium on Cirquits and Systems, vol. 2, pp. 797–800, May 2004. View at Scopus
  8. B.-D. Yang, J.-H. Choi, S.-H. Han, L.-S. Kim, and H.-K. Yu, “An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/A converter,” IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 761–774, 2004. View at Publisher · View at Google Scholar · View at Scopus
  9. K. R. Rekha, B. S. Nagabushan, and K. R. Nataraj, “FPGA implementation of low power digital frequency synthesizer,” International Journal of Engineering Science and Technology, vol. 2, no. 10, pp. 5385–5394, 2010. View at Google Scholar
  10. J. M. P. Langlois and D. Al-Khalili, “Low power direct digital frequency synthesizers in 0.18 μm CMOS,” in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 283–286, September 2003. View at Scopus
  11. D. A. Sunderland, R. A. Strauch, S. S. Wharfield, H. T. Peterson, and C. R. Cole, “CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications,” IEEE Journal of Solid-State Circuits, vol. 19, no. 4, pp. 497–506, 1984. View at Google Scholar · View at Scopus
  12. H. T. Nicholas, H. Samueli, and B. Kim, “Optimization of direct digital frequency synthesizer performance in the presence of finite word length effects,” in Proceedings of the 42nd Annual Frequency Control Symposium, pp. 357–363, June 1988. View at Scopus
  13. M. N. Khan, M. S. Imran, M. Rehan, and U. Hai, “High speed direct digital frequency synthesizer(DDFS) architecture with reduced ROM structure,” in Proceedings of the Student Conference on Engineering Sciences and Technology (SCONEST '05), pp. 1–5, August 2005. View at Publisher · View at Google Scholar · View at Scopus
  14. E. N. Mariangela Genovese, D. De Caro, N. Petra, and A. G. M. Strollo, “Analysis and comparison of direct digital frequency synthesizers implementedon FPGA,” Integration, the VLSI Journal, vol. 47, pp. 261–271, 2014. View at Google Scholar
  15. A. Ashrafi and R. Adhami, “Theoretical upperbound of the spurious-free dynamic range in direct digital frequency synthesizers realized by polynomial interpolation methods,” IEEE Transactions on Circuits and Systems I, vol. 54, no. 10, pp. 2252–2261, 2007. View at Publisher · View at Google Scholar · View at Scopus
  16. D. De Caro and A. G. M. Strollo, “High-performance direct digital frequency synthesizers in 0.25 μm CMOS using dual-slope approximation,” IEEE Journal of Solid-State Circuits, vol. 40, no. 11, pp. 2220–2227, 2005. View at Publisher · View at Google Scholar · View at Scopus
  17. D. De Caro, N. Petra, and A. G. M. Strollo, “Direct digital frequency synthesizer using nonuniform piecewise-linear approximation,” IEEE Transactions on Circuits and Systems I, vol. 58, no. 10, pp. 2409–2419, 2011. View at Publisher · View at Google Scholar · View at Scopus
  18. F. Curticǎpean and J. Niittylahti, “A hardware efficient direct digital frequency synthesizer,” in Proceedings of the 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS '01), pp. 51–54, September 2001. View at Scopus
  19. D. De Caro and A. G. M. Strollo, “High-performance direct digital frequency synthesizers using piecewise-polynomial approximation,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 2, pp. 324–337, 2005. View at Publisher · View at Google Scholar · View at Scopus
  20. L. S. J. Chimakurthy, M. Ghosh, F. F. Dai, and R. C. Jaeger, “A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise,” IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, vol. 53, pp. 274–283, 2006. View at Google Scholar
  21. F. Babak and P. Keshavarzi, “A novel DDFS based on trigonometric approximation with a scaling block,” in Proceedings of the 6th International Conference on Information Technology: New Generations (ITNG '09), pp. 102–106, 2009.
  22. D. De Caro, N. Petra, and A. G. M. Strollo, “Reducing lookup-table size in direct digital frequency synthesizers using optimized multipartite table method,” IEEE Transactions on Circuits and Systems I, vol. 55, no. 7, pp. 2116–2127, 2008. View at Publisher · View at Google Scholar · View at Scopus
  23. R. P. Brent and H. T. Kung, “Regular layout for parallel adders,” IEEE Transactions on Computers, vol. 31, no. 3, pp. 260–264, 1982. View at Google Scholar · View at Scopus
  24. K. Bazargan, EE 5324—VLSI Design II: Adders, University of Minnesota, 2006.
  25. R. Zimmermann, Binary adder architectures for cell-based VLSI and their synthesis [Doctor of technical sciences], Swiss Federal Institute of Technology in Zurich, 1997.
  26. J. Sklansky, “Conditional-sum addition logic,” IRE Transactions on Electronic Computers, vol. EC-9, pp. 226–231, 1960. View at Google Scholar
  27. P. M. Kogge and H. S. Stone, “A parallel algorithm for the efficient solution of a general class of recurrence equations,” IEEE Transactions on Computers, vol. 22, no. 8, pp. 786–793, 1973. View at Google Scholar · View at Scopus
  28. A. Beaumont-Smith and C.-C. Lim, “Parallel prefix adder design,” in Proceedings of the 15th IEEE Symposium on Computer Arithmetic, pp. 218–225, June 2001. View at Scopus
  29. P. O'Leary and F. Maloberti, “A direct-digital synthesizer with improved spectral performance,” IEEE Transactions on Communications, vol. 39, no. 7, pp. 1046–1048, 1991. View at Google Scholar · View at Scopus