Stego on FPGA: An IWT Approach

Figure 6

SRAM writes timing diagrams.