A High-Speed and Low-Offset Dynamic Latch Comparator

Figure 1

(a) Schematic diagram of the proposed differential pair dynamic latch comparator and (b) schematic diagram of the R-S flip-flop with digital signal PD.

(a)

(b)