A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

<table>LE theory based transistor sizing methodology for transmission gate flip-flop.</table>

The Scientific World Journal

Figure 12: A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product 