Research Article

A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

Figure 2

Conventional architecture with clocked switches in the critical path.
453675.fig.002