A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

Figure 22

Delay versus fanout curve for an inverter at 180 nm/1.8 V CMOS process.