A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

Figure 8

Schematic diagram for pass transistor logic style flip-flop (PTLFF).