Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2014, Article ID 478013, 18 pages
http://dx.doi.org/10.1155/2014/478013
Research Article

Using Heuristic Value Prediction and Dynamic Task Granularity Resizing to Improve Software Speculation

National University of Defense Technology, Changsha, Hunan 410073, China

Received 24 December 2013; Accepted 2 March 2014; Published 20 May 2014

Academic Editors: K. K. Mishra and A. K. Misra

Copyright © 2014 Fan Xu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. G. Steffan and T. C. Mowry, “Potential for using thread-level data speculation to facilitate automatic parallelization,” in Proceedings of the 4th International Symposium on High-Performance Computer Architecture (HPCA '98), pp. 2–13, February 1998. View at Scopus
  2. L. Dagum and R. Menon, “OpenMP: an industry standard API for shared-memory programming,” IEEE Computational Science & Engineering, vol. 5, no. 1, pp. 46–55, 1998. View at Publisher · View at Google Scholar
  3. W. Gropp, E. Lusk, and A. Skjellum, Using MPI: Portable Parallel Programming with the Message Passing Interface, The MIT Press, Cambridge, Mass, USA, 1999.
  4. G. Contreras and M. Martonosi, “Characterizing and improving the performance of Intel Threading Building Blocks,” in Proceedings of the IEEE International Symposium on Workload Characterization (IISWC '08), pp. 57–66, Seattle, Wash, USA, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Feng, R. Gupta, and Y. Hu, “SpiceC: scalable parallelism via implicit copying and explicit Commit,” in Proceedings of the 16th ACM Symposium on Principles and Practice of Parallel Programming (PPoPP '11), pp. 69–79, February 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood, “LogTM: log-based transactional memory,” in Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA '06), pp. 254–265, February 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. B. Saha, A.-R. Adl-Tabatabai, and Q. Jacobson, “Architectural support for software transactional memory,” in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '06), pp. 185–196, Orlando, Fla, USA, December 2006. View at Publisher · View at Google Scholar · View at Scopus
  8. N. Shavit, “Software transactional memory: where do we come from? What are we? Where are we going?” in Proceedings of the IEEE International Symposium on Parallel & Distributed Processing (IPDPS '09), p. 1, Rome, Italy, May 2009. View at Publisher · View at Google Scholar
  9. L. Hammond, V. Wong, M. Chen et al., “Transactional memory coherence and consistency,” in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA '04), pp. 102–113, June 2004. View at Scopus
  10. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry, “A scalable approach to thread-level speculation,” in Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00), pp. 1–12, June 2000. View at Scopus
  11. M. K. Prabhu and K. Olukotun, “Using thread-level speculation to simplify manual parallelization,” in Proceedings of the 9th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '03), pp. 1–12, June 2003. View at Scopus
  12. S. Wang, X. Dai, K. S. Yellajyosula, A. Zhai, and P.-C. Yew, “Loop selection for thread-level speculation,” in Proceedings of the 18th International Workshop on Languages and Compilers for Parallel Computing (LCPC '05), pp. 289–303, 2005.
  13. J. T. Oplinger, D. L. Heine, and M. S. Lam, “In search of speculative thread-level parallelism,” in Porceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT '99), pp. 303–313, October 1999. View at Scopus
  14. N. Ioannou and M. Cintra, “Complementing user-level coarse-grain parallelism with implicit speculative parallelism,” in Proceedings of the 44th Annual IEEE/ACM Symposium on Microarchitecture (MICRO '11), pp. 284–295, December 2011. View at Publisher · View at Google Scholar · View at Scopus
  15. L. Hammond, B. A. Hubbert, M. Siu, M. K. Prabhu, M. Chen, and K. Olukotun, “The Stanford Hydra CMP,” IEEE Micro, vol. 20, no. 2, pp. 71–84, 2000. View at Publisher · View at Google Scholar · View at Scopus
  16. C. Ding, X. Shen, K. Kelsey, C. Tice, R. Huang, and C. Zhang, “Software behavior oriented parallelization,” in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '07), pp. 223–234, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  17. C. Ke, L. Liu, C. Zhang, T. Bai, B. Jacobs, and C. Ding, “Safe parallel programming using dynamic dependence hints,” in Proceedings of the ACM International Conference on Object Oriented Programming Systems Languages and Applications (OOPSLA '11), pp. 243–258, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  18. C. Tian, M. Feng, V. Nagarajan, and R. Gupta, “Copy or discard execution model for speculative parallelization on multicores,” in Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '08), pp. 330–341, Lake Como, Italy, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. C. Tian, C. Lin, M. Feng, and R. Gupta, “Enhanced speculative parallelization via incremental recovery,” in Proceedings of the 16th ACM Symposium on Principles and Practice of Parallel Programming (PPoPP '11), pp. 189–199, February 2011. View at Publisher · View at Google Scholar · View at Scopus
  20. S. Liu, C. Eisenbeis, and J.-L. Gaudiot, “Speculative execution on GPU: an exploratory study,” in Proceedings of the 39th International Conference on Parallel Processing (ICPP '10), pp. 453–461, September 2010. View at Publisher · View at Google Scholar · View at Scopus