Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2014 (2014), Article ID 521717, 8 pages
http://dx.doi.org/10.1155/2014/521717
Research Article

A Low-Noise Delta-Sigma Phase Modulator for Polar Transmitters

School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China

Received 26 November 2013; Accepted 17 January 2014; Published 25 February 2014

Academic Editors: P. Colantonio and F. L. Tofoli

Copyright © 2014 Bo Zhou. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Lopez, Y. Li, J. D. Popp et al., “Design of highly efficient wideband RF polar transmitters using the envelope-tracking technique,” IEEE Journal of Solid-State Circuits, vol. 44, no. 9, pp. 2276–2294, 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. C. Mayer, B. Neurauter, G. Marzinger, C. Munker, and R. Hagelauer, “A robust GSM/EDGE transmitter using polar modulation techniques,” in Proceedings of the 8th European Conference on Wireless Technology, pp. 93–96, Paris, France, October 2005. View at Publisher · View at Google Scholar · View at Scopus
  3. J. Mehta, V. Zoicas, O. Eliezer et al., “An efficient linearization scheme for a digital polar EDGE transmitter,” IEEE Transactions on Circuits and Systems II, vol. 57, no. 3, pp. 193–197, 2010. View at Publisher · View at Google Scholar · View at Scopus
  4. A. Swaminathan, K. J. Wang, and I. Galton, “A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation,” IEEE Journal of Solid-State Circuits, vol. 42, no. 12, pp. 2639–2650, 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. R. B. Staszewski, J. L. Wallberg, S. Rezeq et al., “All-digital PLL and transmitter for mobile phones,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2469–2482, 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. M. H. Perrott, T. L. Tewksbury III, and C. G. Sodini, “A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation,” IEEE Journal of Solid-State Circuits, vol. 32, no. 12, pp. 2048–2060, 1997. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Youssef, A. Zolfaghari, B. Mohammadi, H. Darabi, and A. A. Abidi, “A low-power GSM/EDGE/WCDMA polar transmitter in 65-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 46, no. 12, pp. 3061–3074, 2011. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Pamarti, L. Jansson, and I. Galton, “A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation,” IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 49–62, 2004. View at Publisher · View at Google Scholar · View at Scopus
  9. X. Yu, Y. Sun, L. Zhang, W. Rhee, and Z. Wang, “A 1 GHz fractional-N PLL clock generator with low-OSR ∆Σ modulation and FIR-embedded noise filtering,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '08), Digest of Technical Papers, pp. 346–347, San Francisco, Calif, USA, February 2008. View at Publisher · View at Google Scholar
  10. M. H. Perrott, M. D. Trott, and C. G. Sodini, “A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis,” IEEE Journal of Solid-State Circuits, vol. 37, no. 8, pp. 1028–1038, 2002. View at Publisher · View at Google Scholar · View at Scopus
  11. A. Chen and S. Yang, “Reduced complexity CORDIC demodulator implementation for D-AMPS and digital IF-sampled receiver,” in Proceedings of the IEEE Global Telecommunications Conference (GLOBECOM '98), vol. 3, pp. 1491–1496, Sydney, Australia, November 1998. View at Publisher · View at Google Scholar · View at Scopus
  12. Y. Xiao, Arithmetic study and ASIC implementation of GMSK/8PSK modulation [M.S. Dissertation], University of Electronic Science and Technology, Chengdu, China, 2002.
  13. Y. Akamine, M. Kawabe, K. Hori et al., “A loop-bandwidth calibration system for fractional-N synthesizer and ∆Σ PLL transmitter,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '05), vol. 1 of Digest of Technical Papers, pp. 314–315, San Francisco, Calif, USA, February 2005. View at Publisher · View at Google Scholar · View at Scopus
  14. X. Yu, Y. Sun, W. Rhee, Z. Wang, H. K. Ahn, and B.-H. Park, “A ∆Σ fractional-N synthesizer with customized noise shaping for WCDMA/HSDPA applications,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '08), pp. 753–756, San Jose, Calif, USA, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. W. Rhee, B. Zhou, and Z. Wang, “Fractional-N frequency synthesis: overview and design perspectives,” in Proceedings of the 4th IEEE International Symposium on Radio-Frequency Integration Technology (RFIT '11), pp. 125–128, Beijing, China, December 2011. View at Publisher · View at Google Scholar · View at Scopus
  16. T. Sowlati, D. Rozenblit, R. Pullela et al., “Quad-band GSM/GPRS/EDGE polar loop transmitter,” IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2179–2189, 2004. View at Publisher · View at Google Scholar · View at Scopus