Investigation of a Novel Common Subexpression Elimination Method for Low Power and Area Efficient DCT Architecture

Figure 2

Proposed 5-stage pipelined DCT architecture.