Power, Control, and OptimizationView this Special Issue
Research Article | Open Access
Yang-Hsin Fan, Jan-Ou Wu, San-Fu Wang, "Energy Efficiency of Task Allocation for Embedded JPEG Systems", The Scientific World Journal, vol. 2014, Article ID 718348, 8 pages, 2014. https://doi.org/10.1155/2014/718348
Energy Efficiency of Task Allocation for Embedded JPEG Systems
Embedded system works everywhere for repeatedly performing a few particular functionalities. Well-known products include consumer electronics, smart home applications, and telematics device, and so forth. Recently, developing methodology of embedded systems is applied to conduct the design of cloud embedded system resulting in the applications of embedded system being more diverse. However, the more energy consumes result from the more embedded system works. This study presents hyperrectangle technology (HT) to embedded system for obtaining energy saving. The HT adopts drift effect to construct embedded systems with more hardware circuits than software components or vice versa. It can fast construct embedded system with a set of hardware circuits and software components. Moreover, it has a great benefit to fast explore energy consumption for various embedded systems. The effects are presented by assessing a JPEG benchmarks. Experimental results demonstrate that the HT, respectively, achieves the energy saving by 29.84%, 2.07%, and 68.80% on average to GA, GHO, and Lin.
Smarter, smaller, and portable characteristics make embedded systems to serve diverse functionalities. Nowadays, embedded systems have rapidly increasing requirements in the applications as in automobiles, avionics, and mobile devices. According to the IDC  reports, nearly 1 billion smart connected devices were shipped in 2011 and it would be double by 2016. Likewise, the Intel  predicts that there will be more than 30 billion devices constantly linked and another 150 billion fitfully connected in the end of this decade. It will greatly increase the demand of energy while these devices are served. However, the more embedded systems that are served, the more energy they consume. As a result, Bernd  summarizes the market and technology analysis which are towards energy efficiency for mobile devices, cloud computing, and storage services.
From an architectural perspective, all embedded systems have hardware and software components. These hardware components, such as application specific integrated circuits (ASIC) or standard logic, offer specific functionalities or programmable gates when developing hardware circuits. Conversely, the software components, such as microcontrollers or programmable digital signal processing (DSPs), provide an environment for various application programs. By assembling these programmable hardware and software, any embedded system can be developed depending on system specifications.
Inside the embedded systems there are a few tasks that are designed by programmable hardware or software components. Each task consumes energy regardless of the forms in either programmable hardware or software components. Energy consumption is classified as dynamic and static energy consumption based on its mode of state. The dynamic energy consumption is defined while the task is working for providing functionalities. On the other hand, task consumes static energy dissipation when its state is idle. For an embedded system with tasks, executing one task consumes dynamic energy and the other tasks arise static energy consumption. For example, when task 1 runs, task 2, task 3 till task occur static energy consumption. In consideration of task 2 runs, it consumes dynamic energy consumption, at the same time, task 1, task 3, task 4 till task occur static energy consumption. To iterate the process for every task execution, the energy consumption of embedded system can be assessed.
The aforementioned statements manifest embedded systems to incessantly consume energy for repeatedly performing a few particular tasks. In order to improve energy consumption, this study proposes hyperrectangle technology (HT) to embedded system target to obtain energy saving. This paper is organized as five sections. In Section 2, we investigate some previous works with respect to energy saving for embedded system. Section 3 describes HT for embedded systems to achieve energy saving. Section 4 demonstrates experimental results of joint photographic experts group (JPEG) encoding system that is performed by HT. We conclude this work in Section 5.
2. Preliminary Works
Researchers pay much attention to energy consumption of embedded systems with respect to the fields of processor energy consumption, real-time power consumption, dynamic power consumption, and scheduling power consumption. From the processors viewpoints, Vîlcu  aims at real time embedded system to minimize the CPU power consumption. First, he studies task execution in the power consumption of processor(s). Then, he finds the effects of optimal configuration processor(s) for energy consumption. Finally, he defines globally optimal scheduling which gains minimal energy consumption for homogeneous multiprocessor system. Gao et al.  present energy-efficient architecture for embedded software (EAES) and dynamic energy-saving method to solve energy-saving problem. The former uses a processor with dynamic voltage scaling capability, FPGA modules, and extends directed acyclic graph to embedded system. The latter adopts preassignment to achieve dynamic runtime scheduling and minimize energy consumption. Qiu et al.  discuss the execution time of tasks with conditional instructions or operations problem. They adopt probabilistic random variable approach to model execution time of tasks. Then, they propose practical algorithm VACP to minimize energy consumption for uniprocessor embedded systems. Silva-Filho and Lima  state that memory hierarchy consumes power up to 50% in microprocessor system. Consequently, they propose an automated architecture exploration mechanism to NIOS II processor and memory hierarchy with parameter variation. The experimental results show the reduction of energy consumption is approximately 27%. In 2008, Zeng et al.  present generalized dynamic energy performance scaling (DEPS) framework to hard real-time embedded systems for exploring application-specific energy-saving potential issue. Three energy performance tradeoff technologies, DHRC, DVFS, and DPM, are integrated into DEPS. Their experimental results of simulation show the static DEPS has been improved, respectively, 13.6% and 13.7% in DVFS and DHRC. Also, dynamic DEPS improves 5.7% when comparing to static DEPS.
Real-time power information is a valuable data for software designer for battery-powered embedded systems. Genser et al.  propose power profiling approach to collect real-time power information at early designing stages. Moreover, they present an emulation-based power profiling approach to achieve real-time power analysis for embedded systems. Because the power information is collected at early designing stages, the development efficiency and time to market are improved. In 2008, Elewi et al.  first discuss the real-time scheduling of dependent tasks problem and then present enhanced multispeed (MS) algorithm for energy saving. With energy consumption problem of battery-powered embedded systems, Casares et al.  aim at embedded smart camera to analyze the power consumption and performance. Not only graph of energy consumption but also instructions of collections are presented. They conclude the importance of lightweight algorithm, the time of transfer data, and transferred data type.
Dynamic power consumption of field programmable gate array (FPGA) is discussed in [12, 13]. In 2009, Tsang and So  adopt precomputation approach to reduce dynamic power consumption in commercial off-the-shelf FPGAs. The experimental results of comparator show that 83% of dynamic power in logic or 43.1% of total dynamic power is reduced if the increased resource consumption can be negligible. In 2010, Bhandari et al.  present fly partial reconfiguration as well as scaling the clock on FPGA for reducing dynamic power consumption in embedded system. They conclude that the factors of dynamic power dissipation consist of application, architecture, and reconfigurable time.
The application of different algorithms to arrange scheduling issues for reducing power consumption is discussed in [14, 15]. In 2010, Bashiri and Miremadi  investigate earliest-deadline-first (EDF) and rate-monotonic (RM) algorithms on power efficiency of task scheduling. The results show that the BF-EDF and FF-EDF have the best power efficiency. In 2011, Cho et al.  propose power-saving scheduling algorithm and use soft-deadline to reduce energy consumption by about 40%. However, it is a trade off on performance and power savings for embedded systems. Kan et al.  present a heuristic algorithm called TGPM-ALL with interior point method to handle the frequency assignment on multiple soft-deadlines embedded systems. Their empirical results show the effectiveness in comparing TGPM-ALL with TGPM-1 and BEST algorithms.
3. Hyperrectangle Approach
Task graph (TG) is a conceptual graph that facilitates to describe operation for embedded system. TG comprises of vertices (), edges (), and levels () that can be represented by a 3-tuple set, . The is a unit of work which may take dependencies one or more antecedents. The is used to exhibit the flow among . The indicates the order of works for . Based on TG, we propose energy-consumed task graph (ETG) as system model of HT that adds a factor of energy consumption on TG.
3.1. System Model
ETG comprises of vertices (), edges (), levels (), and energy consumption () that can be represented by a 4-tuple set, . Symbol stands for task that is a working unit on embedded system. For example, one task is represented as and a number of tasks are labeled as , , and , and so forth. Hence, application program inside embedded system can be defined as a set of tasks as , , and to . Another symbol is used to direct work flow of applications among s. For instance, symbol guides the working flow from task to another task . Moreover, two tasks are connected by that implies their location on different levels. Label defines the state of and the height of ETG. The state is organized into two categories. One state is named working () and the other idle (). Both states simultaneously incur when a symbol activates. For instance, working state on and idle state on separately form when activates. Sign denotes the energy consumption of . Each task consumes energy depending on either or . Figure 1 displays a ETG with 2 vertices (i.e., and ), 1 edge, 2 energy consumption (i.e., and ), and 2 levels (i.e., and ).
3.2. Energy Consumption Definition
Power consumption of the task is classified into dynamic or static power consumption according to their state of work. Dynamic power consumption occurs while the task locates . On the contrary, the task in consumes static power consumption . Take Figure 1 as an example, the and first consume and separately in because the former locates at and the latter places on . After that, the directs the work flow to . In , the and individually consume on and on . In summary, both and are consumed by depending on or . It should be noticed that each task must consume energy at any time even though it is idle.
Low power dissipation model and analysis for embedded systems are discussed by Fan et al. . They derive power dissipation with dynamic and static power dissipation from TG. The expression of the sum of power consumption for embedded system is calculated by using where is the height of TG, is static power consumption, is dynamic power consumption, and is a set of task. In consideration of energy consumption, the energy consumption is formulated as follows: where is power dissipation and represents execution time. Owing to power consumption which is divided into and , the energy consumption is categorized into dynamic () and static () energy dissipation. Moreover, each task can be separately implemented as two forms of as hardware circuit (HC) and software component (SC) so that the energy consumption of embedded system can be formulated as follows: where is dynamic energy consumption, is static energy consumption, is a form of hardware circuit or software component, and is task, . In summarizing equations from (1) to (3), the total energy consumption can be derived as follows: where is the height of ETG, is static energy consumption, and is dynamic energy consumption.
3.3. Hyperrectangle Model
To construct hyperrectangle model of energy consumption for embedded system, we first analyze the energy consumption of ETG with two tasks which is shown in Figure 1. Then derive complicated model from it. By holding the principle of one task that has two forms (i.e., HC and SC), a ETG with two tasks (i.e., and ) can be constructed four embedded systems namely HC-HC (), HC-SC (), SC-HC (), and SC-SC (). According to (3), the energy consumption of , , , and can be defined in the following:
The first and the second terms or the third and the fourth terms from (5) to (8) prove the description in Section 3.1, which indicates that and simultaneously incur while a symbol activates. Moreover, the third and the fourth terms can be regarded as mutual functions as the second and the first terms. Consequently, the third and the fourth terms from (5) to (8) can be formulated as the third term in the following:
From the axial coordination’s perspective, the first and the second terms from (9) to (12) can be represented as four points of a rectangle . Moreover, the third term from (9) to (12) forms four points in another rectangle in the tridimensionality. As a result, the hyperrectangle model of energy consumption for embedded system with two tasks is constructed and transferred to the three-dimensional space.
Based on the previous description, the hyperrectangle model of energy consumption for embedded system with two tasks can be defined in the following.
For a rectangle , it has vertex (), , , and a solution set . A given function , and , the solution can be obtained as follows:
Example 2. Table 1 displays an energy consumption example of embedded system with two tasks. The evaluating factors of energy consumption include the name of task, dynamic, and static energy consumption of HC and SC. Figure 3 shows a hyperrectangle schema of embedded system with two tasks (i.e., and ). According to (9) to (12), the first and the second term are transferred to axes for , , , and , where locates at points A, D, B, and C. Points E, H, F, and G are marked for the third term from (9) to (12). We observe the most energy consumption occurring at point G (i.e., ), which comprises SC-SC (). On the other hand, the HC-HC () consumes the fewest energy consumption. Eventually, the energy consumption can be improved if one task is substituted from SC to HC where less energy is consumed.
Similarly, an embedded system with three tasks can be defined as follows. For a cuboid , it has vertex (), , , , and a solution set . A given function , and , the solution can be obtained from the following:
According to (13) and (14), we summarize the general expression for embedded system with tasks as follows. For a hyperrectangle , it has vertex, , , and a solution set where is shown in (15). Given a function and , the solution can be obtained as follows: where .
Applying hyperrectangle approach to embedded systems for gaining energy consumption consists of the following steps. First, the number of tasks of embedded system must be defined. Next, separately constructing the number of tasks with HC and with SC being the same as . Third, constructing sets of and depicts energy consumption for each task. Therefore, energy consumption of each task can be fast evaluated. Fourth, constructing the first embedded system ESa that comprises a set of tasks with . Fifth, the task with the most energy consumption in is swapped with . After the swapping process is iterated until each task is made of , the HT exploits a set of embedded systems HTx according to the number of and . The first embedded system ES1 is assembled by one of two and . If is odd, extra SC is set preceding privilege to deploy to the ES1. The second embedded system ES2 is set where the number of tasks with SC is more than HC. Alternatively, the number of tasks with HC that is more than SC is set to the third embedded system ES3. In setting ES2 and ES3 until , the above process is executed repeatedly. We observe that and form the drift effect with SC and HC, respectively.
4. Experimental Results and Analysis
The experimental platform is Xilinx FPGA ML507 . Table 2 presents the technology of system parameters. The tested example is joint photographic experts group (JPEG) encoding system that consists of 22 tasks and 9 levels. From level 1 to 9 in Figure 4(a), the number of tasks is 2, 2, 2, 3, 2, 3, 3, 3, and 2, respectively. Each task is individually implemented as hardware circuit and software component form, which are designed by Verilog programming language and C programming language. Figure 4 demonstrates the flow chart of experimental setup.
The measured data of energy consumption is shown in Table 3. In the Task column, it shows the name of task that works in the JPEG encoding system. For the dynamic and static energy consumption of hardware circuit, it is displayed in column 2 and 3. The software tasks with dynamic and static energy consumption are illustrated in column 4 and 5.
Table 4 lists the experimental results of the proposed approach. Embedded systems column displays the results according to (16). In the energy dissipation column, it is calculated via (4). The ESl is set to , ESk, and ESm is set to and , respectively. On one hand, the SC drift effect, respectively, diffuses from ESk to ESa. Similarly, the HC drift effect diffuses from ESm to ESw, respectively. All designs by HT to embedded systems can be fast explored for energy consumption.
To present the efficiency of the proposed HT, we compare HT to genetic algorithm (GA) , GHO , and Lin  via JPEG benchmarks. Four structures shown in Figure 4 of energy consumption are used to demonstrate the effects of HT. The energy consumption of each structure is set to 0.1, 0.09, 0.08, and 1 joule, respectively. The structure 1 is shown in Figure 4(a) and the experimental result is depicted in Figure 5(a). The HT gains the energy saving in comparison with GA , GHO , and Lin . Moreover, the HT improves the energy consumption by 30.00%, 2.38%, and 61.49% on average to GA , GHO , and Lin , respectively. Figure 5(b) displays the results of structure 2 (Figure 4(b)), in which the HT separately improves the energy consumption by 31.89%, 1.52%, and 63.40% on average to GA , GHO , and Lin . Figure 5(c) shows the results of structure 3 (Figure 4(c)), in which the HT individually improves the energy consumption by 23.18%, 0.44% and, 61.69% on average to GA , GHO , and Lin . Figure 5(d) exhibits the results of structure 4 (Figure 4(d)), in which the HT separately improves the energy consumption by 34.28%, 3.93%, and 88.62% on average to GA , GHO , and Lin . In summary, the HT achieves the energy saving by 29.84%, 2.07%, and 68.80% on average to GA , GHO , and Lin , respectively.
(a) Structure 1
(b) Structure 2
(c) Structure 3
(d) Structure 4
Energy saving issue is always discussed and concerned in electronic devices. Nowadays, nearly any electronic device either already has existed or will embed computing systems resulting in the applications of embedded systems that are more diverse. It reveals that embedded systems are growing exponentially. While more and more embedded systems are repeated day by day in order to provide various functionalities, the speed of energy consumption is greatly increased.
This study presents hyperrectangle technology (HT) to embedded systems target to achieve energy saving. The drift effect on HT facilitates the designer to fast explore energy consumption of embedded systems. The effectiveness of the proposed approach is demonstrated by assessing a JPEG benchmarks. Experimental results demonstrate that the HT achieves the energy saving by 29.84%, 2.07%, and 68.80% on average to GA, GHO, and Lin, respectively. Consequently, this work is valuable for developing energy-saving embedded systems.
Conflict of Interests
The authors declare that there is no conflict of interests regarding the publication of this paper.
The authors would like to thank the National Science Council, Taiwan, for financially supporting this research under Contract nos. NSC 101-2221-E-143-002 and NSC 102-2221-E-143-002.
- Businesswire web site, http://www.Businesswire.com/news/home/20120328005370/en/1-Billion-Smart-Connected-Devices-Shipped-2011#.U0QSr_mSx8E.
- Intel web site, February 2013, http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/consumerization-of-it-trends-whitepaper.pdf.
- P. S. Bernd, “Technology, market and cost trends 2012,” CERN IT Report, 2012, https://espace.cern.ch/WLCG-document-repository/Technical_Documents/Technology_Market_Cost_Trends_2012_v23.pdf.
- D. Vîlcu, “Real time scheduling and CPU power consumption in embedded systems,” in Proceedings of the 2008 IEEE International Conference on Automation, Quality and Testing, Robotics, pp. 261–266, May 2008.
- Z. Gao, G. Dai, P. Liu, and P. Zhang, “Energy-efficient architecture for embedded software with hard real-time requirements in partial reconfigurable systems,” in Proceedings of the 2009 IEEE International Conference on Embedded Computing, Scalable Computing, and Communications, pp. 387–392, September 2009.
- M. Qiu, J. Wu, F. Hu, S. Liu, and L. Wang, “Voltage assignment for soft real-time embedded systems with continuous probability distribution,” in Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp. 413–418, August 2009.
- A. G. Silva-Filho and S. M. L. Lima, “Energy consumption reduction mechanism by tuning cache configuration using nios II processor,” in Proceedings of the 2008 IEEE International SOC Conference, pp. 291–294, September 2008.
- G. Zeng, H. Tomiyama, H. Takada, and T. Ishihara, “A generalized framework for system-wide energy savings in hard real-time embedded systems,” in Proceedings of the IEEE/IFIP International Conference on Embedded and Ubiquitous Computing (EUC '08), pp. 206–213, December 2008.
- A. Genser, C. Bachmann, J. Haid, C. Steger, and R. Weiss, “An emulation-based real-time power profiling unit for embedded software,” in Proceedings of the IEEE International Symposium on Systems, Architectures, Modelling, and Simulation, pp. 67–73, July 2009.
- A. M. Elewi, M. H. A. Awadalla, and M. I. Eladawy, “Energy-efficient multi-speed algorithm for scheduling dependent real-time tasks,” in Proceedings of the International Conference on Computer Engineering and Systems (ICCES '08), pp. 237–242, November 2008.
- M. Casares, A. Pinto, Y. Wang, and S. Velipasalar, “Power consumption and performance analysis of object tracking and event detection with wireless embedded smart cameras,” in Proceedings of the 3rd International Conference on Signal Processing and Communication Systems (ICSPCS '09), pp. 1–8, September 2009.
- C. C. Tsang and H. K.-H. So, “Reducing dynamic power consumption in FPGAs using precomputation,” in Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT '09), pp. 407–410, December 2009.
- S. U. Bhandari, S. Subbaraman, and S. Pujari, “Power reduction in embedded system on FPGA using on the fly partial reconfiguration,” in Proceedings of the 2010 IEEE International Symposium on Electronic System Design, pp. 77–80, December 2010.
- M. Bashiri and S. G. Miremadi, “Investigating the effects of schedulability conditions on the power efficiency of task scheduling in an embedded system,” in Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp. 102–106, May 2010.
- K. Cho, C. Liang, J. Huang, and C. Yang, “Design and implementation of a general purpose power-saving scheduling algorithm for embedded systems,” in Proceedings of the IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC '11), pp. 1–5, September 2011.
- E. Y. Y. Kan, W. K. Chan, and T. H. Tse, “Leveraging performance and power savings for embedded systems using multiple target deadlines,” in Proceedings of the IEEE International Conference on Quality Software, pp. 473–480, July 2010.
- Y.-H. Fan, J.-O. Wu, and S.-F. Wang, “Low power dissipation model analysis for embedded systems,” Journal of Research Notes in Information Science, vol. 13, pp. 184–188, 2013.
- Xilinx ML507 website, http://www.xilinx.com.
- Y. Zou, Z. Zhuang, and H. Chen, “HW-SW partitioning based on genetic algorithm,” in Proceedings of the 2004 Congress on Evolutionary Computation (CEC '04), pp. 628–633, Portland, Ore, USA, June 2004.
- T.-Y. Lee, Y.-H. Fan, Y.-M. Cheng, and C.-C. Tsai, “Hardware-software partitioning for embedded multiprocessor FPGA systems,” Journal of Innovative Computing, Information and Control A, vol. 5, no. 10, pp. 3071–3083, 2009.
- T. Y. Lin, Y. T. Hung, and R. G. Chang, “Efficient hardware/software partitioning approach for embedded multiprocessor systems,” in Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT '06), pp. 231–234, Hsinchu, Taiwan, April 2007.
Copyright © 2014 Yang-Hsin Fan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.