Two-Step Single Slope/SAR ADC with Error Correction for CMOS Image Sensor

Figure 6

The schematic and operating timing sequence of the single slope ADC.

(a)

(b)