Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2014, Article ID 876435, 7 pages
http://dx.doi.org/10.1155/2014/876435
Research Article

Single-Event-Upset Sensitivity Analysis on Low-Swing Drivers

1School of Electrical and Electronic Engineering, Universiti Sains Malaysia, Engineering Campus, 14300 Nibong Tebal, Penang, Malaysia
2School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne NE1 7RU, UK

Received 10 January 2014; Accepted 16 February 2014; Published 19 March 2014

Academic Editors: J. Montiel-Nelson and L. Palilis

Copyright © 2014 Nor Muzlifah Mahyuddin and Gordon Russell. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. J. Bellido-Díaz, J. Juan-Chico, A. J. Acosta, M. Valencia, and J. L. Huertas, “Logical modelling of delay degradation effect in static CMOS gates,” IEE Proceedings: Circuits, Devices and Systems, vol. 147, no. 2, pp. 107–117, 2000. View at Publisher · View at Google Scholar · View at Scopus
  2. P. E. Dodd and L. W. Massengill, “Basic mechanisms and modeling of single-event upset in digital microelectronics,” IEEE Transactions on Nuclear Science, vol. 50, no. 3, pp. 583–602, 2003. View at Publisher · View at Google Scholar · View at Scopus
  3. N. Miskov-Zivanov and D. Marculescu, “Circuit reliability analysis using symbolic techniques,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 12, pp. 2638–2649, 2006. View at Publisher · View at Google Scholar · View at Scopus
  4. T. Karnik, P. Hazucha, and J. Patel, “Characterization of soft errors caused by single event upsets in CMOS processes,” IEEE Transactions on Dependable and Secure Computing, vol. 1, no. 2, pp. 128–143, 2004. View at Publisher · View at Google Scholar · View at Scopus
  5. H. Asadi and M. B. Tahoori, “Soft error hardening for logic-level designs,” in Proceedings of the IEEE International Symposium on Circuits and Systems(ISCAS '06), pp. 4139–4142, May 2006. View at Scopus
  6. Y. S. Dhillon, A. U. Diril, A. Chatterjee, and A. D. Singh, “Analysis and optimization of nanometer CMOS circuits for soft-error tolerance,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 5, pp. 514–524, 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. R. Garg, N. Jayakumar, S. P. Khatri, and G. Choi, “A design approach for radiation-hard digital electronics,” in Proceedings of the 43rd Annual Conference Design Automation, pp. 773–778, 2006.
  8. K. Mohanram, “Closed-form simulation and robustness models for SEU tolerant design,” in Proceedings 23rd IEEE Test Symposium Very Large Scale Integrated (VLSI '05), pp. 327–333, 2005.
  9. N. Seifert, P. Slankard, M. Kirsch et al., “Radiation-induced soft error rates of advanced CMOS bulk devices,” in Proceedings of the 44th Annual IEEE International Reliability Physics Symposium (IRPS '06), pp. 217–225, March 2006. View at Publisher · View at Google Scholar · View at Scopus
  10. T. Heijmen, D. Giot, and P. Roche, “Factors that impact the critical charge of memory elements,” in Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS '06), pp. 57–62, July 2006. View at Publisher · View at Google Scholar · View at Scopus
  11. Q. Zhou and K. Mohanram, “Gate sizing to radiation harden combinational logic,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 1, pp. 155–166, 2006. View at Publisher · View at Google Scholar · View at Scopus
  12. N. M. Mahyuddin, A Novel Low Swing Voltage Driver Design and the Analysis of its Robustness to the Effects of Process Variation and External Disturbances [Ph.D. Dissertation], School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, 2011.
  13. T. C. May, “Alpha-particle-induced soft errors in dynamic memories,” IEEE Transactions on Electron Devices, vol. 26, no. 1, pp. 2–9, 1979. View at Publisher · View at Google Scholar · View at Scopus
  14. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, “Modeling the effect of technology trends on the soft error rate of combinational logic,” in Proceedings of the International Conference on Dependable Systems and Networks (DNS '02), pp. 389–398, June 2002. View at Publisher · View at Google Scholar · View at Scopus
  15. M. Ali and A. Adnan, “Comparative analysis of transient-fault tolerant schemes for Network on Chips,” in International Conference on Computer Electrical and Systems Sciences and Engineering, pp. 386–391, 2008.
  16. N. M. Mahyuddin, G. Russell, and E. G. Chester, “Design and analysis of a low-swing driver scheme for long interconnects,” Microelectronics Journal, vol. 42, no. 9, pp. 1039–1048, 2011. View at Publisher · View at Google Scholar · View at Scopus
  17. N. M. Mahyuddin, “The sensitivity analysis of the effect of the single-event-upset on low-swing signaling driver,” in IEEE Conference Electron Devices and Solid State Circuit, pp. 1–4, 2012.
  18. M. Haghi and J. Draper, “The effect of design parameters on single-event upset sensitivity of mos current mode logic,” in Proceedings of the 19th ACM Great Lakes Symposium on VLSI (GLSVLSI '09), pp. 233–238, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  19. M. R. Choudhury, Q. Zhou, and K. Mohanram, “Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques,” in Proceedings of the International Conference on Computer-Aided Design (ICCAD '06), pp. 204–209, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  20. R. Naseer, Y. Boulghassoul, J. Draper, S. DasGupta, and A. Witulski, “Critical charge characterization for soft error rate modeling in 90nm SRAM,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 1879–1882, May 2007. View at Scopus
  21. D. De Andrés, J. C. Ruiz, D. Gil, and P. Gil, “Fast emulation of permanent faults in VLSI systems,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 247–252, August 2006. View at Publisher · View at Google Scholar · View at Scopus
  22. D. C. Ness, C. J. Hescott, and D. J. Lilja, “Improving nanoelectronic designs using a statistical approach to identify key parameters in circuit level SEU simulations,” in Proceedings of the IEEE International Symposium on Nanoscale Architectures (NANOARCH '07), pp. 46–53, October 2007. View at Publisher · View at Google Scholar · View at Scopus
  23. Semiconductor Research Corporation, International Technology Roadmap for Semiconductors http://www.itrs.net/.
  24. A. J. KleinOsowski, P. Oldiges, R. Q. Williams, and P. M. Solomon, “Modeling single-event upsets in 65-nm silicon-on-insulator semiconductor devices,” IEEE Transactions on Nuclear Science, vol. 53, no. 6, pp. 3321–3328, 2006. View at Publisher · View at Google Scholar · View at Scopus
  25. P. Roche and G. Gasiot, “Impacts of front-end and middle-end process modifications on terrestrial soft error rate,” IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 382–395, 2005. View at Publisher · View at Google Scholar · View at Scopus
  26. P. Hazucha and C. Svensson, “Impact of CMOS technology scaling on the atmospheric neutron soft error rate,” IEEE Transactions on Nuclear Science, vol. 47, no. 6, pp. 2586–2594, 2000. View at Publisher · View at Google Scholar · View at Scopus
  27. E. H. Neto, I. Ribeiro, M. Vieira, G. Wirth, and F. L. Kastensmidt, “Evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic,” in Proceedings of the 18th Symposium on Integrated Circuits and Systems Design (SBCCI '05), pp. 62–67, September 2005. View at Publisher · View at Google Scholar · View at Scopus
  28. S. V. Walstra and C. Dai, “Circuit-level modeling of soft errors in integrated circuits,” IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 358–363, 2005. View at Publisher · View at Google Scholar · View at Scopus
  29. Q. Zhou and K. Mohanram, “Gate sizing to radiation harden combinational logic,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 1, pp. 155–166, 2006. View at Publisher · View at Google Scholar · View at Scopus
  30. P. E. Dodd and L. W. Massengill, “Basic mechanisms and modeling of single-event upset in digital microelectronics,” IEEE Transactions on Nuclear Science, vol. 50, no. 3, pp. 583–602, 2003. View at Publisher · View at Google Scholar · View at Scopus
  31. H. T. Nguyen and Y. Yagil, “A systematic approach to SER estimation and solutions,” in Proceedings of the IEEE International Reliability Physics Symposium Proceedings, pp. 60–70, April 2003. View at Scopus
  32. J. S. Laird, T. Hirao, S. Onoda, H. Mori, and H. Itoh, “Temperature dependence of heavy ion-induced current transients in Si epilayer devices,” IEEE Transactions on Nuclear Science, vol. 49, no. 3, pp. 1389–1395, 2002. View at Publisher · View at Google Scholar · View at Scopus
  33. M. Bagatin, S. Gerardin, A. Paccagnella et al., “Factors impacting the temperature dependence of soft errors in commercial SRAMs,” in Proceedings of the 8th European Workshop on Radiation and Its Effects on Components and Systems (RADECS '08), pp. 100–106, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  34. M. L. Alles, L. W. Massengill, S. E. Kerns, K. L. Jones, J. E. Clark, and W. F. Kraus, “Effect of temperature dependent bipolar gain distribution on SEU vulnerability of SOI CMOS SRAMS,” in IEEE Proceedings Nuclear Science, 1992.
  35. W. J. Stapor, P. T. McDonald, S. L. Swickert, A. B. Campbell, L. W. Massengill, and S. E. Kerns, “Low temperature proton induced UPSETs in NMOS resistive load static RAM,” IEEE Transactions on Nuclear Science, vol. 35, no. 6, pp. 1596–1601, 1988. View at Publisher · View at Google Scholar · View at Scopus