Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2014, Article ID 982569, 9 pages
http://dx.doi.org/10.1155/2014/982569
Research Article

Modeling and Simulation of Network-on-Chip Systems with DEVS and DEUS

Centro Interdipartimentale SITEIA.PARMA, Università degli Studi di Parma, Parco Area delle Scienze 181a, 43124 Parma, Italy

Received 30 August 2013; Accepted 13 February 2014; Published 17 April 2014

Academic Editors: J. Sarangapani and A. Zaravinos

Copyright © 2014 Michele Amoretti. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. L. Benini and G. de Micheli, “Networks on chips: a new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, 2002. View at Publisher · View at Google Scholar · View at Scopus
  2. H. Ahmadinejad, F. Refan, and H. S. Sarjoughian, “NoC simulation modeling in DEVS-suite,” in Proceedings of Symposium on Theory of Modeling & Simulation: DEVS Integrative M&S Symposium (TMS-DEVS '11), Boston, Mass, USA, April 2011.
  3. B. P. Zeigler, H. Praehofer, and T. G. Kim, Theory of Modeling and Simulation, Academic Press, Orlando, Fla, USA, 2nd edition, 2000.
  4. M. Amoretti, M. Picone, F. Zanichelli, and G. Ferrari, “Simulating mobile and distributed systems with DEUS and ns-3,” in Proceedings of International Conference on High Performance Computing and Simulation (HPCS 2013), pp. 107–114, Helsinki, Finland, July 2013.
  5. W. J. Dally and B. Towles, Principles and Practices of Interconnection NetWorks, Morgan Kaufmann, San Francisco, Calif, USA, 2003.
  6. P. Abad, P. Prieto, L. Menezo, A. Colaso, V. Puente, and J. A. Gregorio, “TOPAZ: an open-source interconnection network simulator for chip multiprocessors and supercomputers,” in Proceedings of 6th IEEE/ACM International Symposium on Networks on Chip (NoCS '12), pp. 99–106, Lyngby, Denmark, May 2012.
  7. G. Ascia, V. Catania, M. Palesi, and D. Patti, “Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip,” IEEE Transactions on Computers, vol. 57, no. 6, pp. 809–820, 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny, “HNOCS: modular open-source simulator for heterogeneous NoCs,” in Proceedings of the SAMOS International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 51–57, Samos Island, Greece, July 2012.
  9. M. Kreutz, C. A. Marcon, L. Carro, F. Wagner, and A. A. Susin, “Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures,” in Proceedings of the 18th ACM Symposium on Integrated Circuits and Systems Design, pp. 190–195, Florianopolis, Brazil, September 2005. View at Publisher · View at Google Scholar · View at Scopus
  10. M. Lis, P. Ren, M. H. Cho et al., “Scalable, accurate multicore simulation in the 1000-core era,” in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS '11), pp. 175–185, Austin, Tex, USA, April 2011. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Amoretti, “A modeling framework for unstructured supernode networks,” IEEE Communications Letters, vol. 16, no. 10, pp. 1707–1710, 2012. View at Google Scholar
  12. M. Picone, M. Amoretti, and F. Zanichelli, “Evaluating the robustness of the DGT approach for smartphone-based vehicular networks,” in Proceedings of the 36th Annual IEEE Conference on Local Computer Networks (LCN '11), pp. 820–826, Bonn, Germany, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Amoretti, M. Picone, S. Bonelli, and F. Zanichelli, “Parallel & distributed simulation with DEUS,” in Proceedings of the International Conference on High Performance Computing and Simulation (HPCS '11), pp. 600–606, Istanbul, Turkey, July 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. Y. R. Sun, S. Kumar, and A. Jantsch, “Simulation and evaluation of a network on chip architecture using ns-2,” in Proceedings of the IEEE NorChip Conference, Copenhagen, Denmark, November 2002.
  15. M. Dehyadgari, M. Nickray, A. Afzali-Kusha, and Z. Navabi, “Evaluation of pseudo adaptive XY routing using an object oriented model for NOC,” in Proceedings of the 17th 2005 International Conference on Microelectronics (ICM '05), pp. 204–208, Islamabad, Pakistan, December 2005. View at Publisher · View at Google Scholar · View at Scopus