Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2015 (2015), Article ID 327357, 8 pages
http://dx.doi.org/10.1155/2015/327357
Research Article

A Low-Complexity Euclidean Orthogonal LDPC Architecture for Low Power Applications

1Department of Electronics and Communication Engineering, PSNA College of Engineering and Technology, Dindigul 624622, India
2Department of Computer Science and Engineering, RVS Educational Trust Group of Institutions, Dindigul 624005, India

Received 19 October 2014; Revised 17 March 2015; Accepted 19 March 2015

Academic Editor: Yo-Sheng Lin

Copyright © 2015 M. Revathy and R. Saravanan. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. G. Gallager, Low-density parity-check codes [Ph.D. dissertation], Massachusetts Institute of Technology, Cambridge, Mass, USA, 1963.
  2. A. Darabiha, A. Chan Carusone, and F. R. Kschischang, “Power reduction techniques for LDPC decoders,” IEEE Journal of Solid-State Circuits, vol. 43, no. 8, pp. 1835–1845, 2008. View at Publisher · View at Google Scholar · View at Scopus
  3. M. M. Mansour and N. R. Shanbhag, “High-throughput LDPC decoders,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 6, pp. 976–996, 2003. View at Publisher · View at Google Scholar · View at Scopus
  4. C. Spagnol, E. M. Popovici, and W. P. Marnane, “Hardware implementation of GF(2m) LDPC decoders,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 56, no. 12, pp. 2609–2620, 2009. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  5. S. Kim and G. E. Sobelman, “Scaling, offset, and balancing techniques in FFT-based BP nonbinary LDPC decoders,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 5, pp. 277–281, 2013. View at Publisher · View at Google Scholar · View at Scopus
  6. M. Ismail, I. Ahmed, and J. Coon, “Low power decoding of LDPC codes,” ISRN Sensor Networks, vol. 2013, Article ID 650740, 12 pages, 2013. View at Publisher · View at Google Scholar
  7. A. J. Blanksby and C. J. Howland, “A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder,” IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 404–412, 2002. View at Publisher · View at Google Scholar · View at Scopus
  8. M. M. Mansour and N. R. Shanbhag, “A 640-Mb/s 2048-bit programmable LDPC decoder chip,” IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 684–697, 2006. View at Publisher · View at Google Scholar · View at Scopus
  9. T. Mohsenin, D. N. Truong, and B. M. Baas, “A low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 5, pp. 1048–1061, 2010. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  10. P. Reviriego, J. A. Maestro, and M. F. Flanagan, “Error detection in majority logic decoding of euclidean geometry low density parity check (EG-LDPC) codes,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 1, pp. 156–159, 2013. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Torrieri, A. Mukherjee, and H. M. Kwon, “Doubly iterative LDPC-coded DS-CDMA receivers with coherent detection, EM channel estimation, and no pilot symbols,” in Proceedings of the IEEE Military Communications Conference (MILCOM '08), pp. 16–19, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. X. Wang, G. Yue, and K. R. Narayanan, “Optimization of LDPC-coded turbo CDMA systems,” IEEE Transactions on Signal Processing, vol. 53, no. 4, pp. 1500–1510, 2005. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  13. E. Boutillon, L. Conde-Canencia, and A. Al Ghouwayel, “Design of a GF(64)-LDPC decoder based on the EMS algorithm,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 10, pp. 2644–2656, 2013. View at Google Scholar
  14. S.-I. Hwang and H. Lee, “Block-circulant RS-LDPC Code: code construction and efficient decoder design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 7, pp. 1337–1341, 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. S. Swapna and M. Anbuselvi, “Design and analysis of iterative decoder using wave pipelining,” in Proceedings of the International Conference on Computing and Control Engineering (ICCCE '12), pp. 1–4, Chennai, India, 2012.
  16. Y. Yao, W. Liang, F. Ye, and J. Ren, “Memory efficient LDPC decoder design,” in Proceedings of the 3rd IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia '11), pp. 127–130, IEEE, Macau, China, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  17. L. R. Varshney, “Performance of LDPC codes under faulty iterative decoding,” IEEE Transactions on Information Theory, vol. 57, no. 7, pp. 4427–4444, 2011. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  18. J. Chen, A. Dholakia, E. Eleftheriou, M. P. C. Fossorier, and X.-Y. Hu, “Reduced-complexity decoding of LDPC codes,” IEEE Transactions on Communications, vol. 53, no. 8, pp. 1288–1299, 2005. View at Publisher · View at Google Scholar · View at Scopus
  19. Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolić, “An efficient 10GBASE-T ethernet LDPC decoder design with low error floors,” IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 843–855, 2010. View at Publisher · View at Google Scholar · View at Scopus
  20. T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, “Design of capacity-approaching irregular low-density parity-check codes,” IEEE Transactions on Information Theory, vol. 47, no. 2, pp. 619–637, 2001. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  21. M. Revathy and R. Saravanan, “Performance analysis of high efficiency low density parity-check code decoder for low power applications,” American Journal of Applied Sciences, vol. 11, no. 4, pp. 558–563, 2014. View at Publisher · View at Google Scholar · View at Scopus